summaryrefslogtreecommitdiff
path: root/drivers/clocksource
diff options
context:
space:
mode:
authorDaniel Lezcano <daniel.lezcano@linaro.org>2025-08-04 17:23:31 +0200
committerDaniel Lezcano <daniel.lezcano@linaro.org>2025-09-23 12:29:39 +0200
commitfcf25b4427c7d1edb91dd02753d6153fb25da094 (patch)
tree7d0d0625b918957e87680a99bab68382d475afbe /drivers/clocksource
parent7201c95c258936e32c950f447c59875780046848 (diff)
clocksource/drivers/vf-pit: Encapsulate clocksource enable / disable
For the sake of lisibility, let's encapsulate the writel calls to enable and disable the timer into a function with a self-explainatory name. Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org> Link: https://lore.kernel.org/r/20250804152344.1109310-14-daniel.lezcano@linaro.org
Diffstat (limited to 'drivers/clocksource')
-rw-r--r--drivers/clocksource/timer-vf-pit.c14
1 files changed, 12 insertions, 2 deletions
diff --git a/drivers/clocksource/timer-vf-pit.c b/drivers/clocksource/timer-vf-pit.c
index 2a255b45561d..96377088a048 100644
--- a/drivers/clocksource/timer-vf-pit.c
+++ b/drivers/clocksource/timer-vf-pit.c
@@ -62,6 +62,16 @@ static inline void pit_timer_disable(struct pit_timer *pit)
writel(0, PITTCTRL(pit->clkevt_base));
}
+static inline void pit_clocksource_enable(struct pit_timer *pit)
+{
+ writel(PITTCTRL_TEN, PITTCTRL(pit->clksrc_base));
+}
+
+static inline void pit_clocksource_disable(struct pit_timer *pit)
+{
+ pit_timer_disable(pit);
+}
+
static inline void pit_irq_acknowledge(struct pit_timer *pit)
{
writel(PITTFLG_TIF, PITTFLG(pit->clkevt_base));
@@ -95,9 +105,9 @@ static int __init pit_clocksource_init(struct pit_timer *pit, const char *name,
pit->cs.flags = CLOCK_SOURCE_IS_CONTINUOUS;
/* set the max load value and start the clock source counter */
- pit_timer_disable(pit);
+ pit_clocksource_disable(pit);
writel(~0, PITLDVAL(pit->clksrc_base));
- writel(PITTCTRL_TEN, PITTCTRL(pit->clksrc_base));
+ pit_clocksource_enable(pit);
sched_clock_base = pit->clksrc_base + PITCVAL_OFFSET;
sched_clock_register(pit_read_sched_clock, 32, rate);