blob: ebe9f6fef40367e10aaffeb66161245bbe8dd599 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
|
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
* Copyright 2024-2025 Cix Technology Group Co., Ltd.
*/
#ifndef __CIX_SKY1_H
#define __CIX_SKY1_H
/* s5 pads */
#define CIX_PAD_GPIO001_FUNC_GPIO001 (0 << 8 | 0x0)
#define CIX_PAD_GPIO002_FUNC_GPIO002 (1 << 8 | 0x0)
#define CIX_PAD_GPIO003_FUNC_GPIO003 (2 << 8 | 0x0)
#define CIX_PAD_GPIO004_FUNC_GPIO004 (3 << 8 | 0x0)
#define CIX_PAD_GPIO005_FUNC_GPIO005 (4 << 8 | 0x0)
#define CIX_PAD_GPIO006_FUNC_GPIO006 (5 << 8 | 0x0)
#define CIX_PAD_GPIO007_FUNC_GPIO007 (6 << 8 | 0x0)
#define CIX_PAD_GPIO008_FUNC_GPIO008 (7 << 8 | 0x0)
#define CIX_PAD_GPIO009_FUNC_GPIO009 (8 << 8 | 0x0)
#define CIX_PAD_GPIO010_FUNC_GPIO010 (9 << 8 | 0x0)
#define CIX_PAD_GPIO011_FUNC_GPIO011 (10 << 8 | 0x0)
#define CIX_PAD_GPIO012_FUNC_GPIO012 (11 << 8 | 0x0)
#define CIX_PAD_GPIO013_FUNC_GPIO013 (12 << 8 | 0x0)
#define CIX_PAD_GPIO014_FUNC_GPIO014 (13 << 8 | 0x0)
#define CIX_PAD_SFI_I2C0_SCL_FUNC_SFI_I2C0_SCL (28 << 8 | 0x0)
#define CIX_PAD_SFI_I2C0_SCL_FUNC_SFI_I3C0_SCL (28 << 8 | 0x1)
#define CIX_PAD_SFI_I2C0_SDA_FUNC_SFI_I2C0_SDA (29 << 8 | 0x0)
#define CIX_PAD_SFI_I2C0_SDA_FUNC_SFI_I3C0_SDA (29 << 8 | 0x1)
#define CIX_PAD_SFI_I2C1_SCL_FUNC_SFI_I2C1_SCL (30 << 8 | 0x0)
#define CIX_PAD_SFI_I2C1_SCL_FUNC_SFI_I3C1_SCL (30 << 8 | 0x1)
#define CIX_PAD_SFI_I2C1_SCL_FUNC_SFI_SPI_CS0 (30 << 8 | 0x2)
#define CIX_PAD_SFI_I2C1_SDA_FUNC_SFI_I2C1_SDA (31 << 8 | 0x0)
#define CIX_PAD_SFI_I2C1_SDA_FUNC_SFI_I3C1_SDA (31 << 8 | 0x1)
#define CIX_PAD_SFI_I2C1_SDA_FUNC_SFI_SPI_CS1 (31 << 8 | 0x2)
#define CIX_PAD_SFI_GPIO0_FUNC_GPIO015 (32 << 8 | 0x0)
#define CIX_PAD_SFI_GPIO0_FUNC_SFI_SPI_SCK (32 << 8 | 0x1)
#define CIX_PAD_SFI_GPIO0_FUNC_SFI_GPIO0 (32 << 8 | 0x2)
#define CIX_PAD_SFI_GPIO1_FUNC_GPIO016 (33 << 8 | 0x0)
#define CIX_PAD_SFI_GPIO1_FUNC_SFI_SPI_MOSI (33 << 8 | 0x1)
#define CIX_PAD_SFI_GPIO1_FUNC_SFI_GPIO1 (33 << 8 | 0x2)
#define CIX_PAD_SFI_GPIO2_FUNC_GPIO017 (34 << 8 | 0x0)
#define CIX_PAD_SFI_GPIO2_FUNC_SFI_SPI_MISO (34 << 8 | 0x1)
#define CIX_PAD_SFI_GPIO2_FUNC_SFI_GPIO2 (34 << 8 | 0x2)
#define CIX_PAD_GPIO018_FUNC_SFI_GPIO3 (35 << 8 | 0x0)
#define CIX_PAD_GPIO018_FUNC_GPIO018 (35 << 8 | 0x1)
#define CIX_PAD_GPIO019_FUNC_SFI_GPIO4 (36 << 8 | 0x0)
#define CIX_PAD_GPIO019_FUNC_GPIO019 (36 << 8 | 0x1)
#define CIX_PAD_GPIO020_FUNC_SFI_GPIO5 (37 << 8 | 0x0)
#define CIX_PAD_GPIO020_FUNC_GPIO020 (37 << 8 | 0x1)
#define CIX_PAD_GPIO021_FUNC_SFI_GPIO6 (38 << 8 | 0x0)
#define CIX_PAD_GPIO021_FUNC_GPIO021 (38 << 8 | 0x1)
#define CIX_PAD_GPIO022_FUNC_SFI_GPIO7 (39 << 8 | 0x0)
#define CIX_PAD_GPIO022_FUNC_GPIO022 (39 << 8 | 0x1)
#define CIX_PAD_GPIO023_FUNC_SFI_GPIO8 (40 << 8 | 0x0)
#define CIX_PAD_GPIO023_FUNC_GPIO023 (40 << 8 | 0x1)
#define CIX_PAD_GPIO023_FUNC_SFI_I3C0_PUR_EN_L (40 << 8 | 0x2)
#define CIX_PAD_GPIO024_FUNC_SFI_GPIO9 (41 << 8 | 0x0)
#define CIX_PAD_GPIO024_FUNC_GPIO024 (41 << 8 | 0x1)
#define CIX_PAD_GPIO024_FUNC_SFI_I3C1_PUR_EN_L (41 << 8 | 0x2)
#define CIX_PAD_SPI1_MISO_FUNC_SPI1_MISO (42 << 8 | 0x0)
#define CIX_PAD_SPI1_MISO_FUNC_GPIO025 (42 << 8 | 0x1)
#define CIX_PAD_SPI1_CS0_FUNC_SPI1_CS0 (43 << 8 | 0x0)
#define CIX_PAD_SPI1_CS0_FUNC_GPIO026 (43 << 8 | 0x1)
#define CIX_PAD_SPI1_CS1_FUNC_SPI1_CS1 (44 << 8 | 0x0)
#define CIX_PAD_SPI1_CS1_FUNC_GPIO027 (44 << 8 | 0x1)
#define CIX_PAD_SPI1_MOSI_FUNC_SPI1_MOSI (45 << 8 | 0x0)
#define CIX_PAD_SPI1_MOSI_FUNC_GPIO028 (45 << 8 | 0x1)
#define CIX_PAD_SPI1_CLK_FUNC_SPI1_CLK (46 << 8 | 0x0)
#define CIX_PAD_SPI1_CLK_FUNC_GPIO029 (46 << 8 | 0x1)
#define CIX_PAD_GPIO030_FUNC_GPIO030 (47 << 8 | 0x0)
#define CIX_PAD_GPIO030_FUNC_USB_OC0_L (47 << 8 | 0x1)
#define CIX_PAD_GPIO031_FUNC_GPIO031 (48 << 8 | 0x0)
#define CIX_PAD_GPIO031_FUNC_USB_OC1_L (48 << 8 | 0x1)
#define CIX_PAD_GPIO032_FUNC_GPIO032 (49 << 8 | 0x0)
#define CIX_PAD_GPIO032_FUNC_USB_OC2_L (49 << 8 | 0x1)
#define CIX_PAD_GPIO033_FUNC_GPIO033 (50 << 8 | 0x0)
#define CIX_PAD_GPIO033_FUNC_USB_OC3_L (50 << 8 | 0x1)
#define CIX_PAD_GPIO034_FUNC_GPIO034 (51 << 8 | 0x0)
#define CIX_PAD_GPIO034_FUNC_USB_OC4_L (51 << 8 | 0x1)
#define CIX_PAD_GPIO035_FUNC_GPIO035 (52 << 8 | 0x0)
#define CIX_PAD_GPIO035_FUNC_USB_OC5_L (52 << 8 | 0x1)
#define CIX_PAD_GPIO036_FUNC_GPIO036 (53 << 8 | 0x0)
#define CIX_PAD_GPIO036_FUNC_USB_OC6_L (53 << 8 | 0x1)
#define CIX_PAD_GPIO037_FUNC_GPIO037 (54 << 8 | 0x0)
#define CIX_PAD_GPIO037_FUNC_USB_OC7_L (54 << 8 | 0x1)
#define CIX_PAD_GPIO038_FUNC_GPIO038 (55 << 8 | 0x0)
#define CIX_PAD_GPIO038_FUNC_USB_OC8_L (55 << 8 | 0x1)
#define CIX_PAD_GPIO039_FUNC_GPIO039 (56 << 8 | 0x0)
#define CIX_PAD_GPIO039_FUNC_USB_OC9_L (56 << 8 | 0x1)
#define CIX_PAD_GPIO040_FUNC_GPIO040 (57 << 8 | 0x0)
#define CIX_PAD_GPIO040_FUNC_USB_DRIVE_VBUS0 (57 << 8 | 0x1)
#define CIX_PAD_GPIO041_FUNC_GPIO041 (58 << 8 | 0x0)
#define CIX_PAD_GPIO041_FUNC_USB_DRIVE_VBUS4 (58 << 8 | 0x1)
#define CIX_PAD_GPIO042_FUNC_GPIO042 (59 << 8 | 0x0)
#define CIX_PAD_GPIO042_FUNC_USB_DRIVE_VBUS5 (59 << 8 | 0x1)
#define CIX_PAD_SE_QSPI_CLK_FUNC_SE_QSPI_CLK (60 << 8 | 0x0)
#define CIX_PAD_SE_QSPI_CLK_FUNC_QSPI_CLK (60 << 8 | 0x1)
#define CIX_PAD_SE_QSPI_CS_L_FUNC_SE_QSPI_CS_L (61 << 8 | 0x0)
#define CIX_PAD_SE_QSPI_CS_L_FUNC_QSPI_CS_L (61 << 8 | 0x1)
#define CIX_PAD_SE_QSPI_DATA0_FUNC_SE_QSPI_DATA0 (62 << 8 | 0x0)
#define CIX_PAD_SE_QSPI_DATA0_FUNC_QSPI_DATA0 (62 << 8 | 0x1)
#define CIX_PAD_SE_QSPI_DATA1_FUNC_SE_QSPI_DATA1 (63 << 8 | 0x0)
#define CIX_PAD_SE_QSPI_DATA1_FUNC_QSPI_DATA1 (63 << 8 | 0x1)
#define CIX_PAD_SE_QSPI_DATA2_FUNC_SE_QSPI_DATA2 (64 << 8 | 0x0)
#define CIX_PAD_SE_QSPI_DATA2_FUNC_QSPI_DATA2 (64 << 8 | 0x1)
#define CIX_PAD_SE_QSPI_DATA3_FUNC_SE_QSPI_DATA3 (65 << 8 | 0x0)
#define CIX_PAD_SE_QSPI_DATA3_FUNC_QSPI_DATA3 (65 << 8 | 0x1)
/* s0 pads */
#define CIX_PAD_GPIO043_FUNC_GPIO043 (0 << 8 | 0x0)
#define CIX_PAD_GPIO044_FUNC_GPIO044 (1 << 8 | 0x0)
#define CIX_PAD_GPIO045_FUNC_GPIO045 (2 << 8 | 0x0)
#define CIX_PAD_GPIO046_FUNC_GPIO046 (3 << 8 | 0x0)
#define CIX_PAD_DP2_DIGON_FUNC_DP2_DIGON (18 << 8 | 0x0)
#define CIX_PAD_DP2_BLON_FUNC_DP2_BLON (19 << 8 | 0x0)
#define CIX_PAD_DP2_VARY_BL_FUNC_DP2_VARY_BL (20 << 8 | 0x0)
#define CIX_PAD_I2C7_SCL_FUNC_I2C7_SCL (21 << 8 | 0x0)
#define CIX_PAD_I2C7_SDA_FUNC_I2C7_SDA (22 << 8 | 0x0)
#define CIX_PAD_I2C5_SCL_FUNC_I2C5_SCL (26 << 8 | 0x0)
#define CIX_PAD_I2C5_SCL_FUNC_GPIO047 (26 << 8 | 0x1)
#define CIX_PAD_I2C5_SDA_FUNC_I2C5_SDA (27 << 8 | 0x0)
#define CIX_PAD_I2C5_SDA_FUNC_GPIO048 (27 << 8 | 0x1)
#define CIX_PAD_I2C6_SCL_FUNC_I2C6_SCL (28 << 8 | 0x0)
#define CIX_PAD_I2C6_SCL_FUNC_GPIO049 (28 << 8 | 0x1)
#define CIX_PAD_I2C6_SDA_FUNC_I2C6_SDA (29 << 8 | 0x0)
#define CIX_PAD_I2C6_SDA_FUNC_GPIO050 (29 << 8 | 0x1)
#define CIX_PAD_I2C0_CLK_FUNC_I2C0_CLK (30 << 8 | 0x0)
#define CIX_PAD_I2C0_CLK_FUNC_GPIO051 (30 << 8 | 0x1)
#define CIX_PAD_I2C0_SDA_FUNC_I2C0_SDA (31 << 8 | 0x0)
#define CIX_PAD_I2C0_SDA_FUNC_GPIO052 (31 << 8 | 0x1)
#define CIX_PAD_I2C1_CLK_FUNC_I2C1_CLK (32 << 8 | 0x0)
#define CIX_PAD_I2C1_CLK_FUNC_GPIO053 (32 << 8 | 0x1)
#define CIX_PAD_I2C1_SDA_FUNC_I2C1_SDA (33 << 8 | 0x0)
#define CIX_PAD_I2C1_SDA_FUNC_GPIO054 (33 << 8 | 0x1)
#define CIX_PAD_I2C2_SCL_FUNC_I2C2_SCL (34 << 8 | 0x0)
#define CIX_PAD_I2C2_SCL_FUNC_I3C0_SCL (34 << 8 | 0x1)
#define CIX_PAD_I2C2_SCL_FUNC_GPIO055 (34 << 8 | 0x2)
#define CIX_PAD_I2C2_SDA_FUNC_I2C2_SDA (35 << 8 | 0x0)
#define CIX_PAD_I2C2_SDA_FUNC_I3C0_SDA (35 << 8 | 0x1)
#define CIX_PAD_I2C2_SDA_FUNC_GPIO056 (35 << 8 | 0x2)
#define CIX_PAD_GPIO057_FUNC_GPIO057 (36 << 8 | 0x0)
#define CIX_PAD_GPIO057_FUNC_I3C0_PUR_EN_L (36 << 8 | 0x1)
#define CIX_PAD_I2C3_CLK_FUNC_I2C3_CLK (37 << 8 | 0x0)
#define CIX_PAD_I2C3_CLK_FUNC_I3C1_CLK (37 << 8 | 0x1)
#define CIX_PAD_I2C3_CLK_FUNC_GPIO058 (37 << 8 | 0x2)
#define CIX_PAD_I2C3_SDA_FUNC_I2C3_SDA (38 << 8 | 0x0)
#define CIX_PAD_I2C3_SDA_FUNC_I3C1_SDA (38 << 8 | 0x1)
#define CIX_PAD_I2C3_SDA_FUNC_GPIO059 (38 << 8 | 0x2)
#define CIX_PAD_GPIO060_FUNC_GPIO060 (39 << 8 | 0x0)
#define CIX_PAD_GPIO060_FUNC_I3C1_PUR_EN_L (39 << 8 | 0x1)
#define CIX_PAD_I2C4_CLK_FUNC_I2C4_CLK (40 << 8 | 0x0)
#define CIX_PAD_I2C4_CLK_FUNC_GPIO061 (40 << 8 | 0x1)
#define CIX_PAD_I2C4_SDA_FUNC_I2C4_SDA (41 << 8 | 0x0)
#define CIX_PAD_I2C4_SDA_FUNC_GPIO062 (41 << 8 | 0x1)
#define CIX_PAD_HDA_BITCLK_FUNC_HDA_BITCLK (42 << 8 | 0x0)
#define CIX_PAD_HDA_BITCLK_FUNC_I2S0_SCK (42 << 8 | 0x1)
#define CIX_PAD_HDA_BITCLK_FUNC_I2S9_RSCK_DBG (42 << 8 | 0x2)
#define CIX_PAD_HDA_RST_L_FUNC_HDA_RST_L (43 << 8 | 0x0)
#define CIX_PAD_HDA_RST_L_FUNC_I2S0_DATA_IN (43 << 8 | 0x1)
#define CIX_PAD_HDA_RST_L_FUNC_I2S9_DATA_IN0_DBG (43 << 8 | 0x2)
#define CIX_PAD_HDA_SDIN0_FUNC_HDA_SDIN0 (44 << 8 | 0x0)
#define CIX_PAD_HDA_SDIN0_FUNC_I2S0_MCLK (44 << 8 | 0x1)
#define CIX_PAD_HDA_SDIN0_FUNC_I2S9_TSCK_DBG (44 << 8 | 0x2)
#define CIX_PAD_HDA_SDOUT0_FUNC_HDA_SDOUT0 (45 << 8 | 0x0)
#define CIX_PAD_HDA_SDOUT0_FUNC_I2S0_DATA_OUT (45 << 8 | 0x1)
#define CIX_PAD_HDA_SDOUT0_FUNC_I2S9_TWS_DBG (45 << 8 | 0x2)
#define CIX_PAD_HDA_SYNC_FUNC_HDA_SYNC (46 << 8 | 0x0)
#define CIX_PAD_HDA_SYNC_FUNC_I2S0_WS (46 << 8 | 0x1)
#define CIX_PAD_HDA_SYNC_FUNC_I2S9_RWS_DBG (46 << 8 | 0x2)
#define CIX_PAD_HDA_SDIN1_FUNC_HDA_SDIN1 (47 << 8 | 0x0)
#define CIX_PAD_HDA_SDIN1_FUNC_GPIO063 (47 << 8 | 0x1)
#define CIX_PAD_HDA_SDIN1_FUNC_I2S9_DATA_IN1_DBG (47 << 8 | 0x2)
#define CIX_PAD_HDA_SDOUT1_FUNC_HDA_SDOUT1 (48 << 8 | 0x0)
#define CIX_PAD_HDA_SDOUT1_FUNC_GPIO064 (48 << 8 | 0x1)
#define CIX_PAD_HDA_SDOUT1_FUNC_I2S9_DATA_OUT0_DBG (48 << 8 | 0x2)
#define CIX_PAD_I2S1_MCLK_FUNC_I2S1_MCLK (49 << 8 | 0x0)
#define CIX_PAD_I2S1_MCLK_FUNC_GPIO065 (49 << 8 | 0x1)
#define CIX_PAD_I2S1_SCK_FUNC_I2S1_SCK (50 << 8 | 0x0)
#define CIX_PAD_I2S1_SCK_FUNC_GPIO066 (50 << 8 | 0x1)
#define CIX_PAD_I2S1_WS_FUNC_I2S1_WS (51 << 8 | 0x0)
#define CIX_PAD_I2S1_WS_FUNC_GPIO067 (51 << 8 | 0x1)
#define CIX_PAD_I2S1_DATA_IN_FUNC_I2S1_DATA_IN (52 << 8 | 0x0)
#define CIX_PAD_I2S1_DATA_IN_FUNC_GPIO068 (52 << 8 | 0x1)
#define CIX_PAD_I2S1_DATA_OUT_FUNC_I2S1_DATA_OUT (53 << 8 | 0x0)
#define CIX_PAD_I2S1_DATA_OUT_FUNC_GPIO069 (53 << 8 | 0x1)
#define CIX_PAD_I2S2_MCLK_FUNC_I2S2_MCLK (54 << 8 | 0x0)
#define CIX_PAD_I2S2_MCLK_FUNC_GPIO070 (54 << 8 | 0x1)
#define CIX_PAD_I2S2_RSCK_FUNC_I2S2_RSCK (55 << 8 | 0x0)
#define CIX_PAD_I2S2_RSCK_FUNC_GPIO071 (55 << 8 | 0x1)
#define CIX_PAD_I2S2_RSCK_FUNC_I2S5_RSCK_DBG (55 << 8 | 0x2)
#define CIX_PAD_I2S2_RSCK_FUNC_I2S6_RSCK_DBG (55 << 8 | 0x3)
#define CIX_PAD_I2S2_RWS_FUNC_I2S2_RWS (56 << 8 | 0x0)
#define CIX_PAD_I2S2_RWS_FUNC_GPIO072 (56 << 8 | 0x1)
#define CIX_PAD_I2S2_RWS_FUNC_I2S5_RWS_DBG (56 << 8 | 0x2)
#define CIX_PAD_I2S2_RWS_FUNC_I2S6_RWS_DBG (56 << 8 | 0x3)
#define CIX_PAD_I2S2_TSCK_FUNC_I2S2_TSCK (57 << 8 | 0x0)
#define CIX_PAD_I2S2_TSCK_FUNC_GPIO073 (57 << 8 | 0x1)
#define CIX_PAD_I2S2_TSCK_FUNC_I2S5_TSCK_DBG (57 << 8 | 0x2)
#define CIX_PAD_I2S2_TSCK_FUNC_I2S6_TSCK_DBG (57 << 8 | 0x3)
#define CIX_PAD_I2S2_TWS_FUNC_I2S2_TWS (58 << 8 | 0x0)
#define CIX_PAD_I2S2_TWS_FUNC_GPIO074 (58 << 8 | 0x1)
#define CIX_PAD_I2S2_TWS_FUNC_I2S5_TWS_DBG (58 << 8 | 0x2)
#define CIX_PAD_I2S2_TWS_FUNC_I2S6_TWS_DBG (58 << 8 | 0x3)
#define CIX_PAD_I2S2_DATA_IN0_FUNC_I2S2_DATA_IN0 (59 << 8 | 0x0)
#define CIX_PAD_I2S2_DATA_IN0_FUNC_GPIO075 (59 << 8 | 0x1)
#define CIX_PAD_I2S2_DATA_IN0_FUNC_I2S5_DATA_IN0_DBG (59 << 8 | 0x2)
#define CIX_PAD_I2S2_DATA_IN0_FUNC_I2S6_DATA_IN0_DBG (59 << 8 | 0x3)
#define CIX_PAD_I2S2_DATA_IN1_FUNC_I2S2_DATA_IN1 (60 << 8 | 0x0)
#define CIX_PAD_I2S2_DATA_IN1_FUNC_GPIO076 (60 << 8 | 0x1)
#define CIX_PAD_I2S2_DATA_IN1_FUNC_I2S5_DATA_IN1_DBG (60 << 8 | 0x2)
#define CIX_PAD_I2S2_DATA_IN1_FUNC_I2S6_DATA_IN1_DBG (60 << 8 | 0x3)
#define CIX_PAD_I2S2_DATA_OUT0_FUNC_I2S2_DATA_OUT0 (61 << 8 | 0x0)
#define CIX_PAD_I2S2_DATA_OUT0_FUNC_GPIO077 (61 << 8 | 0x1)
#define CIX_PAD_I2S2_DATA_OUT0_FUNC_I2S5_DATA_OUT0_DBG (61 << 8 | 0x2)
#define CIX_PAD_I2S2_DATA_OUT0_FUNC_I2S6_DATA_OUT0_DBG (61 << 8 | 0x3)
#define CIX_PAD_I2S2_DATA_OUT1_FUNC_I2S2_DATA_OUT1 (62 << 8 | 0x0)
#define CIX_PAD_I2S2_DATA_OUT1_FUNC_GPIO078 (62 << 8 | 0x1)
#define CIX_PAD_I2S2_DATA_OUT1_FUNC_I2S5_DATA_OUT1_DBG (62 << 8 | 0x2)
#define CIX_PAD_I2S2_DATA_OUT1_FUNC_I2S6_DATA_OUT1_DBG (62 << 8 | 0x3)
#define CIX_PAD_I2S2_DATA_OUT2_FUNC_I2S2_DATA_OUT2 (63 << 8 | 0x0)
#define CIX_PAD_I2S2_DATA_OUT2_FUNC_GPIO079 (63 << 8 | 0x1)
#define CIX_PAD_I2S2_DATA_OUT3_FUNC_I2S2_DATA_OUT3 (64 << 8 | 0x0)
#define CIX_PAD_I2S2_DATA_OUT3_FUNC_GPIO080 (64 << 8 | 0x1)
#define CIX_PAD_I2S2_DATA_OUT3_FUNC_I2S9_DATA_OUT1_DBG (64 << 8 | 0x2)
#define CIX_PAD_I2S3_MCLK_FUNC_I2S3_MCLK (65 << 8 | 0x0)
#define CIX_PAD_I2S3_MCLK_FUNC_GPIO081 (65 << 8 | 0x1)
#define CIX_PAD_I2S3_RSCK_FUNC_I2S3_RSCK (66 << 8 | 0x0)
#define CIX_PAD_I2S3_RSCK_FUNC_GPIO082 (66 << 8 | 0x1)
#define CIX_PAD_I2S3_RSCK_FUNC_I2S7_RSCK_DBG (66 << 8 | 0x2)
#define CIX_PAD_I2S3_RSCK_FUNC_I2S8_RSCK_DBG (66 << 8 | 0x3)
#define CIX_PAD_I2S3_RWS_FUNC_I2S3_RWS (67 << 8 | 0x0)
#define CIX_PAD_I2S3_RWS_FUNC_GPIO083 (67 << 8 | 0x1)
#define CIX_PAD_I2S3_RWS_FUNC_I2S7_RWS_DBG (67 << 8 | 0x2)
#define CIX_PAD_I2S3_RWS_FUNC_I2S8_RWS_DBG (67 << 8 | 0x3)
#define CIX_PAD_I2S3_TSCK_FUNC_I2S3_TSCK (68 << 8 | 0x0)
#define CIX_PAD_I2S3_TSCK_FUNC_GPIO084 (68 << 8 | 0x1)
#define CIX_PAD_I2S3_TSCK_FUNC_I2S7_TSCK_DBG (68 << 8 | 0x2)
#define CIX_PAD_I2S3_TSCK_FUNC_I2S8_TSCK_DBG (68 << 8 | 0x3)
#define CIX_PAD_I2S3_TWS_FUNC_I2S3_TWS (69 << 8 | 0x0)
#define CIX_PAD_I2S3_TWS_FUNC_GPIO085 (69 << 8 | 0x1)
#define CIX_PAD_I2S3_TWS_FUNC_I2S7_TWS_DBG (69 << 8 | 0x2)
#define CIX_PAD_I2S3_TWS_FUNC_I2S8_TWS_DBG (69 << 8 | 0x3)
#define CIX_PAD_I2S3_DATA_IN0_FUNC_I2S3_DATA_IN0 (70 << 8 | 0x0)
#define CIX_PAD_I2S3_DATA_IN0_FUNC_GPIO086 (70 << 8 | 0x1)
#define CIX_PAD_I2S3_DATA_IN0_FUNC_I2S7_DATA_IN0_DBG (70 << 8 | 0x2)
#define CIX_PAD_I2S3_DATA_IN0_FUNC_I2S8_DATA_IN0_DBG (70 << 8 | 0x3)
#define CIX_PAD_I2S3_DATA_IN1_FUNC_I2S3_DATA_IN1 (71 << 8 | 0x0)
#define CIX_PAD_I2S3_DATA_IN1_FUNC_GPIO087 (71 << 8 | 0x1)
#define CIX_PAD_I2S3_DATA_IN1_FUNC_I2S7_DATA_IN1_DBG (71 << 8 | 0x2)
#define CIX_PAD_I2S3_DATA_IN1_FUNC_I2S8_DATA_IN1_DBG (71 << 8 | 0x3)
#define CIX_PAD_I2S3_DATA_OUT0_FUNC_I2S3_DATA_OUT0 (72 << 8 | 0x0)
#define CIX_PAD_I2S3_DATA_OUT0_FUNC_GPIO088 (72 << 8 | 0x1)
#define CIX_PAD_I2S3_DATA_OUT0_FUNC_I2S7_DATA_OUT0_DBG (72 << 8 | 0x2)
#define CIX_PAD_I2S3_DATA_OUT0_FUNC_I2S8_DATA_OUT0_DBG (72 << 8 | 0x3)
#define CIX_PAD_I2S3_DATA_OUT1_FUNC_I2S3_DATA_OUT1 (73 << 8 | 0x0)
#define CIX_PAD_I2S3_DATA_OUT1_FUNC_GPIO089 (73 << 8 | 0x1)
#define CIX_PAD_I2S3_DATA_OUT1_FUNC_I2S7_DATA_OUT1_DBG (73 << 8 | 0x2)
#define CIX_PAD_I2S3_DATA_OUT1_FUNC_I2S8_DATA_OUT1_DBG (73 << 8 | 0x3)
#define CIX_PAD_GPIO090_FUNC_GPIO090 (74 << 8 | 0x0)
#define CIX_PAD_GPIO090_FUNC_I2S4_MCLK_LB (74 << 8 | 0x1)
#define CIX_PAD_GPIO091_FUNC_GPIO091 (75 << 8 | 0x0)
#define CIX_PAD_GPIO091_FUNC_I2S4_SCK_LB (75 << 8 | 0x1)
#define CIX_PAD_GPIO092_FUNC_GPIO092 (76 << 8 | 0x0)
#define CIX_PAD_GPIO092_FUNC_I2S4_WS_LB (76 << 8 | 0x1)
#define CIX_PAD_GPIO093_FUNC_GPIO093 (77 << 8 | 0x0)
#define CIX_PAD_GPIO093_FUNC_I2S4_DATA_IN_LB (77 << 8 | 0x1)
#define CIX_PAD_GPIO094_FUNC_GPIO094 (78 << 8 | 0x0)
#define CIX_PAD_GPIO094_FUNC_I2S4_DATA_OUT_LB (78 << 8 | 0x1)
#define CIX_PAD_UART0_TXD_FUNC_UART0_TXD (79 << 8 | 0x0)
#define CIX_PAD_UART0_TXD_FUNC_PWM0 (79 << 8 | 0x1)
#define CIX_PAD_UART0_TXD_FUNC_GPIO095 (79 << 8 | 0x2)
#define CIX_PAD_UART0_RXD_FUNC_UART0_RXD (80 << 8 | 0x0)
#define CIX_PAD_UART0_RXD_FUNC_PWM1 (80 << 8 | 0x1)
#define CIX_PAD_UART0_RXD_FUNC_GPIO096 (80 << 8 | 0x2)
#define CIX_PAD_UART0_CTS_FUNC_UART0_CTS (81 << 8 | 0x0)
#define CIX_PAD_UART0_CTS_FUNC_FAN_OUT2 (81 << 8 | 0x1)
#define CIX_PAD_UART0_CTS_FUNC_GPIO097 (81 << 8 | 0x2)
#define CIX_PAD_UART0_RTS_FUNC_UART0_RTS (82 << 8 | 0x0)
#define CIX_PAD_UART0_RTS_FUNC_FAN_TACH2 (82 << 8 | 0x1)
#define CIX_PAD_UART0_RTS_FUNC_GPIO098 (82 << 8 | 0x2)
#define CIX_PAD_UART1_TXD_FUNC_UART1_TXD (83 << 8 | 0x0)
#define CIX_PAD_UART1_TXD_FUNC_FAN_OUT0 (83 << 8 | 0x1)
#define CIX_PAD_UART1_TXD_FUNC_GPIO099 (83 << 8 | 0x2)
#define CIX_PAD_UART1_RXD_FUNC_UART1_RXD (84 << 8 | 0x0)
#define CIX_PAD_UART1_RXD_FUNC_FAN_TACH0 (84 << 8 | 0x1)
#define CIX_PAD_UART1_RXD_FUNC_GPIO100 (84 << 8 | 0x2)
#define CIX_PAD_UART1_CTS_FUNC_UART1_CTS (85 << 8 | 0x0)
#define CIX_PAD_UART1_CTS_FUNC_FAN_OUT1 (85 << 8 | 0x1)
#define CIX_PAD_UART1_CTS_FUNC_GPIO101 (85 << 8 | 0x2)
#define CIX_PAD_UART1_RTS_FUNC_UART1_RTS (86 << 8 | 0x0)
#define CIX_PAD_UART1_RTS_FUNC_FAN_TACH1 (86 << 8 | 0x1)
#define CIX_PAD_UART1_RTS_FUNC_GPIO102 (86 << 8 | 0x2)
#define CIX_PAD_UART2_TXD_FUNC_UART2_TXD (87 << 8 | 0x0)
#define CIX_PAD_UART2_TXD_FUNC_GPIO103 (87 << 8 | 0x1)
#define CIX_PAD_UART2_RXD_FUNC_UART2_RXD (88 << 8 | 0x0)
#define CIX_PAD_UART2_RXD_FUNC_GPIO104 (88 << 8 | 0x1)
#define CIX_PAD_UART3_TXD_FUNC_UART3_TXD (89 << 8 | 0x0)
#define CIX_PAD_UART3_TXD_FUNC_GPIO105 (89 << 8 | 0x1)
#define CIX_PAD_UART3_RXD_FUNC_UART3_RXD (90 << 8 | 0x0)
#define CIX_PAD_UART3_RXD_FUNC_GPIO106 (90 << 8 | 0x1)
#define CIX_PAD_UART3_CTS_FUNC_UART3_CTS (91 << 8 | 0x0)
#define CIX_PAD_UART3_CTS_FUNC_GPIO107 (91 << 8 | 0x1)
#define CIX_PAD_UART3_CTS_FUNC_TRIGIN0 (91 << 8 | 0x2)
#define CIX_PAD_UART3_RTS_FUNC_UART3_RTS (92 << 8 | 0x0)
#define CIX_PAD_UART3_RTS_FUNC_GPIO108 (92 << 8 | 0x1)
#define CIX_PAD_UART3_RTS_FUNC_TRIGIN1 (92 << 8 | 0x2)
#define CIX_PAD_UART4_CSU_PM_TXD_FUNC_UART4_CSU_PM_TXD (93 << 8 | 0x0)
#define CIX_PAD_UART4_CSU_PM_TXD_FUNC_GPIO109 (93 << 8 | 0x1)
#define CIX_PAD_UART4_CSU_PM_RXD_FUNC_UART4_CSU_PM_RXD (94 << 8 | 0x0)
#define CIX_PAD_UART4_CSU_PM_RXD_FUNC_GPIO110 (94 << 8 | 0x1)
#define CIX_PAD_UART5_CSU_SE_TXD_FUNC_UART5_CSU_SE_TXD (95 << 8 | 0x0)
#define CIX_PAD_UART5_CSU_SE_TXD_FUNC_GPIO111 (95 << 8 | 0x1)
#define CIX_PAD_UART5_CSU_SE_RXD_FUNC_UART5_CSU_SE_RXD (96 << 8 | 0x0)
#define CIX_PAD_UART5_CSU_SE_RXD_FUNC_GPIO112 (96 << 8 | 0x1)
#define CIX_PAD_UART6_CSU_SE_RXD_FUNC_UART6_CSU_SE_RXD (97 << 8 | 0x0)
#define CIX_PAD_UART6_CSU_SE_RXD_FUNC_GPIO113 (97 << 8 | 0x1)
#define CIX_PAD_CLK_REQ0_L_FUNC_CLK_REQ0_L (98 << 8 | 0x0)
#define CIX_PAD_CLK_REQ0_L_FUNC_GPIO114 (98 << 8 | 0x1)
#define CIX_PAD_CLK_REQ2_L_FUNC_CLK_REQ2_L (99 << 8 | 0x0)
#define CIX_PAD_CLK_REQ2_L_FUNC_GPIO115 (99 << 8 | 0x1)
#define CIX_PAD_CLK_REQ4_L_FUNC_CLK_REQ4_L (100 << 8 | 0x0)
#define CIX_PAD_CLK_REQ4_L_FUNC_GPIO116 (100 << 8 | 0x1)
#define CIX_PAD_CSI0_MCLK0_FUNC_CSI0_MCLK0 (101 << 8 | 0x0)
#define CIX_PAD_CSI0_MCLK0_FUNC_GPIO117 (101 << 8 | 0x1)
#define CIX_PAD_CSI0_MCLK1_FUNC_CSI0_MCLK1 (102 << 8 | 0x0)
#define CIX_PAD_CSI0_MCLK1_FUNC_GPIO118 (102 << 8 | 0x1)
#define CIX_PAD_CSI1_MCLK0_FUNC_CSI1_MCLK0 (103 << 8 | 0x0)
#define CIX_PAD_CSI1_MCLK0_FUNC_GPIO119 (103 << 8 | 0x1)
#define CIX_PAD_CSI1_MCLK1_FUNC_CSI1_MCLK1 (104 << 8 | 0x0)
#define CIX_PAD_CSI1_MCLK1_FUNC_GPIO120 (104 << 8 | 0x1)
#define CIX_PAD_GPIO121_FUNC_GPIO121 (105 << 8 | 0x0)
#define CIX_PAD_GPIO121_FUNC_GMAC0_REFCLK_25M (105 << 8 | 0x1)
#define CIX_PAD_GPIO122_FUNC_GPIO122 (106 << 8 | 0x0)
#define CIX_PAD_GPIO122_FUNC_GMAC0_TX_CTL (106 << 8 | 0x1)
#define CIX_PAD_GPIO123_FUNC_GPIO123 (107 << 8 | 0x0)
#define CIX_PAD_GPIO123_FUNC_GMAC0_TXD0 (107 << 8 | 0x1)
#define CIX_PAD_GPIO124_FUNC_GPIO124 (108 << 8 | 0x0)
#define CIX_PAD_GPIO124_FUNC_GMAC0_TXD1 (108 << 8 | 0x1)
#define CIX_PAD_GPIO125_FUNC_GPIO125 (109 << 8 | 0x0)
#define CIX_PAD_GPIO125_FUNC_GMAC0_TXD2 (109 << 8 | 0x1)
#define CIX_PAD_GPIO126_FUNC_GPIO126 (110 << 8 | 0x0)
#define CIX_PAD_GPIO126_FUNC_GMAC0_TXD3 (110 << 8 | 0x1)
#define CIX_PAD_GPIO127_FUNC_GPIO127 (111 << 8 | 0x0)
#define CIX_PAD_GPIO127_FUNC_GMAC0_TX_CLK (111 << 8 | 0x1)
#define CIX_PAD_GPIO128_FUNC_GPIO128 (112 << 8 | 0x0)
#define CIX_PAD_GPIO128_FUNC_GMAC0_RX_CTL (112 << 8 | 0x1)
#define CIX_PAD_GPIO129_FUNC_GPIO129 (113 << 8 | 0x0)
#define CIX_PAD_GPIO129_FUNC_GMAC0_RXD0 (113 << 8 | 0x1)
#define CIX_PAD_GPIO130_FUNC_GPIO130 (114 << 8 | 0x0)
#define CIX_PAD_GPIO130_FUNC_GMAC0_RXD1 (114 << 8 | 0x1)
#define CIX_PAD_GPIO131_FUNC_GPIO131 (115 << 8 | 0x0)
#define CIX_PAD_GPIO131_FUNC_GMAC0_RXD2 (115 << 8 | 0x1)
#define CIX_PAD_GPIO132_FUNC_GPIO132 (116 << 8 | 0x0)
#define CIX_PAD_GPIO132_FUNC_GMAC0_RXD3 (116 << 8 | 0x1)
#define CIX_PAD_GPIO133_FUNC_GPIO133 (117 << 8 | 0x0)
#define CIX_PAD_GPIO133_FUNC_GMAC0_RX_CLK (117 << 8 | 0x1)
#define CIX_PAD_GPIO134_FUNC_GPIO134 (118 << 8 | 0x0)
#define CIX_PAD_GPIO134_FUNC_GMAC0_MDC (118 << 8 | 0x1)
#define CIX_PAD_GPIO135_FUNC_GPIO135 (119 << 8 | 0x0)
#define CIX_PAD_GPIO135_FUNC_GMAC0_MDIO (119 << 8 | 0x1)
#define CIX_PAD_GPIO136_FUNC_GPIO136 (120 << 8 | 0x0)
#define CIX_PAD_GPIO136_FUNC_GMAC1_REFCLK_25M (120 << 8 | 0x1)
#define CIX_PAD_GPIO137_FUNC_GPIO137 (121 << 8 | 0x0)
#define CIX_PAD_GPIO137_FUNC_GMAC1_TX_CTL (121 << 8 | 0x1)
#define CIX_PAD_GPIO138_FUNC_GPIO138 (122 << 8 | 0x0)
#define CIX_PAD_GPIO138_FUNC_GMAC1_TXD0 (122 << 8 | 0x1)
#define CIX_PAD_GPIO138_FUNC_SPI2_MISO (122 << 8 | 0x2)
#define CIX_PAD_GPIO139_FUNC_GPIO139 (123 << 8 | 0x0)
#define CIX_PAD_GPIO139_FUNC_GMAC1_TXD1 (123 << 8 | 0x1)
#define CIX_PAD_GPIO139_FUNC_SPI2_CS0 (123 << 8 | 0x2)
#define CIX_PAD_GPIO140_FUNC_GPIO140 (124 << 8 | 0x0)
#define CIX_PAD_GPIO140_FUNC_GMAC1_TXD2 (124 << 8 | 0x1)
#define CIX_PAD_GPIO140_FUNC_SPI2_CS1 (124 << 8 | 0x2)
#define CIX_PAD_GPIO141_FUNC_GPIO141 (125 << 8 | 0x0)
#define CIX_PAD_GPIO141_FUNC_GMAC1_TXD3 (125 << 8 | 0x1)
#define CIX_PAD_GPIO141_FUNC_SPI2_MOSI (125 << 8 | 0x2)
#define CIX_PAD_GPIO142_FUNC_GPIO142 (126 << 8 | 0x0)
#define CIX_PAD_GPIO142_FUNC_GMAC1_TX_CLK (126 << 8 | 0x1)
#define CIX_PAD_GPIO142_FUNC_SPI2_CLK (126 << 8 | 0x2)
#define CIX_PAD_GPIO143_FUNC_GPIO143 (127 << 8 | 0x0)
#define CIX_PAD_GPIO143_FUNC_GMAC1_RX_CTL (127 << 8 | 0x1)
#define CIX_PAD_GPIO144_FUNC_GPIO144 (128 << 8 | 0x0)
#define CIX_PAD_GPIO144_FUNC_GMAC1_RXD0 (128 << 8 | 0x1)
#define CIX_PAD_GPIO145_FUNC_GPIO145 (129 << 8 | 0x0)
#define CIX_PAD_GPIO145_FUNC_GMAC1_RXD1 (129 << 8 | 0x1)
#define CIX_PAD_GPIO146_FUNC_GPIO146 (130 << 8 | 0x0)
#define CIX_PAD_GPIO146_FUNC_GMAC1_RXD2 (130 << 8 | 0x1)
#define CIX_PAD_GPIO147_FUNC_GPIO147 (131 << 8 | 0x0)
#define CIX_PAD_GPIO147_FUNC_GMAC1_RXD3 (131 << 8 | 0x1)
#define CIX_PAD_GPIO148_FUNC_GPIO148 (132 << 8 | 0x0)
#define CIX_PAD_GPIO148_FUNC_GMAC1_RX_CLK (132 << 8 | 0x1)
#define CIX_PAD_GPIO149_FUNC_GPIO149 (133 << 8 | 0x0)
#define CIX_PAD_GPIO149_FUNC_GMAC1_MDC (133 << 8 | 0x1)
#define CIX_PAD_GPIO150_FUNC_GPIO150 (134 << 8 | 0x0)
#define CIX_PAD_GPIO150_FUNC_GMAC1_MDIO (134 << 8 | 0x1)
#define CIX_PAD_GPIO151_FUNC_GPIO151 (135 << 8 | 0x0)
#define CIX_PAD_GPIO151_FUNC_PM_GPIO0 (135 << 8 | 0x1)
#define CIX_PAD_GPIO152_FUNC_GPIO152 (136 << 8 | 0x0)
#define CIX_PAD_GPIO152_FUNC_PM_GPIO1 (136 << 8 | 0x1)
#define CIX_PAD_GPIO153_FUNC_GPIO153 (137 << 8 | 0x0)
#define CIX_PAD_GPIO153_FUNC_PM_GPIO2 (137 << 8 | 0x1)
#endif
|
